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Abstract
We present the electron transport in graphene nanoribbons (GNRs) at high electric bias conduction. When graphene
is patterned into a few tens of nanometerwidth of a ribbon shape, the carriers are confined to a quasi-one-dimensional
(1D) system. Combining with the disorders in the system, this quantum confinement can lead into a transport gap in
the energy spectrum of the GNRs. Similar to CNTs, this gap depends on the width of the GNR. In this review, we
examine the electronic properties of lithographically fabricated GNRs, focusing on the high bias transport
characteristics of GNRs as a function of density tuned by a gate voltage. We investigate the transport behavior of
devices biased up to a few volts, a regime more relevant for electronics applications. We find that the high bias
transport behavior in this limit can be described by hot electron scattered by the surface phonon emission, leading to
a carrier velocity saturation. We also showed an enhanced current saturation effect in the GNRs with an efficient gate
coupling. This effect results from the introduction of the charge neutrality point into the channel, and is similar to
pinch-off in MOSFET devices. We also observe that heating effects in graphene at high bias are significant.
PAC codes: 73.23.-b; 85.35.-p
1 Background
The discovery of graphene [1] has enabled intense fun-
damental and applied research activities in this novel
two-dimensional (2D) carbon based electronic system.
Electron transport in graphene is substantially different
from that of conventional 2D electronic systems owing
to the linear energy dispersion relation near the charge
neutrality point (Dirac point) in the electronic band struc-
ture [2,3]. This unique band structure is fundamentally
responsible for the distinct electronic properties of car-
bon nanotubes (CNTs) [4]. When graphene is patterned
into a narrow ribbon, and the carriers are confined to a
quasi-one-dimensional (1D) system, we expect the open-
ing of an energy gap. Earlier theoretical work showed that
this energy gap depends on the width and crystallographic
orientation of the graphene nanoribbon (GNR) [5-7], sim-
ilar to CNTs. The first experimental work on GNRs [8-10]
has shown that a transport gap can indeed be open up
by patterning graphene into nanometer size ribbons or
constrictions. The resulting transport gap formation can
be most simply attributed to quasi-onedimensional (1D)
confinement of the carriers, which induces an energy
gap in the single particle spectrum [5-7,11-13]. Detailed
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experimental studies of disordered graphene nanorib-
bons (GNRs) [14-20], however, suggest that this observed
transport gap may not be a simple band gap. In an effort
to explain these experimental results, various theoretical
explanations for the transport gap formation in disordered
graphene nanostructures have been proposed, including
models based on Coulomb blockade in a series of quan-
tum dots [21], Anderson localization due to edge disorder
[22-24], and a percolation driven metal-insulator transi-
tion [25]. In order to distinguish between these different
scenarios, systematic experiment including treatment of
both disorder induced localization and electron-electron
interaction is required.
In our recent experiment [20], we carried out systematic
studies of the scaling of the transport gap in GNRs of vari-
ous dimensions. From this scaling of several characteristic
energies with GNR width (W ) and length (L), we find
evidence of a transport mechanism in disordered GNRs
based on hopping through localized states whose size is
close to the GNR width.We found that At the charge neu-
trality point, a length-independent transport gap forms
whose size is inversely proportional to the GNR width. In
particular, we found that in this gap, electrons are local-
ized, and charge transport exhibits a transition between
thermally activated behavior at higher temperatures and
variable range hopping at lower temperatures. By varying
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the geometric capacitance, we find that charging effects
constitute a significant portion of the activation energy.
Extending this earlier work, in this review, we exam-
ine the electronic properties of lithographically fabricated
GNRs with widths in the tens of nanometers. Here we
investigate the transport behavior of devices biased up to
a few volts, a regimemore relevant for electronics applica-
tions. We will first address characteristics of graphene at
high bias which are not specific to graphene nanoribbons,
then we address GNRs at high bias specifically. Graphene
devices operated at high source-drain bias show a satu-
rating I − V characteristic. This decrease in conductivity
at high applied electric field is described by carrier veloc-
ity saturation due to optical phonon emission. This result
is analogous to the high bias results obtained CNTs. In
a well known experiment, Yao et. al. [26] found that cur-
rent in metallic single wall carbon nanotubes saturates at
high electric field. Their result is explained in terms of
zone-boundary optical phonon emission from high energy
electrons. At high electric fields, a steady-state population
is developed between right and left moving charge carri-
ers with a maximum energy difference corresponding to
the phonon energy  = 160 meV, leading to a satu-
rated current of (4e/h)/() ≈ 25μA. A slightly different
behavior was reported in semiconducting single wall car-
bon nanotubes by Chen and Fuhrer [27]. In these devices,
current does not saturate completely, and the transport is
described by an electric field dependent carrier velocity.
The authors fit their data with a model based on a carrier
velocity that saturates to a constant value at high electric
field and a carrier density dependent on the local poten-
tial along the device. They find a saturation velocity of
2×107 cm/s in their device. These results demonstrate the
feasibility of 1D GNR devices for electronic applications
with a proper bandgap engineering.
2 Graphene nanoribbon fabrication
GNRs used in this study were fabricated by lithgrapi-
cally patterned structure from mechanically exfoliated
graphene. The process flow is outlined in Figure 1. Briefly,
we begin with exfoliated graphene, fabricate metal elec-
trodes using standard electron beam (e-beam) lithography
procedures, pattern an etch mask using an negative e-
beam resist, and etch away unprotected graphene using an
oxygen plasma etch. An atomic force microscope (AFM)
image of a finished device is shown in Figure 2.
Once a suitable piece of graphene has been deposited
and identified using the procedure described above, the
next step is to electrically contact the graphene withmetal
electrodes using e-beam lithography. We begin by spin-
ning on a layer of poly(methyl methacrylate) (PMMA)
e-beam resist and baking on a hotplate at 180°C for 2 min-
utes. Then we use e-beam lithography to write a 2 mm
by 2 mm grid of alignment marks at roughly the location
of the graphene, and develop in a solution of methyl
isobutyl ketone:isopropal alcohol (MIBK:IPA) 1:3 for 5–10
seconds. This quick development leaves alignment mark
“holes” in the PMMA, which we use for alignment in the
following e-beam lithography step, eliminating the need
for metal alignment mark deposition or another PMMA
spin step. Electrodes are patterned in this PMMA layer
with e-beam lithography, using an optical image of the
sample with the alignment mark holes for design and
alignment. Thermal evaporation is then used to deposit
1–2 nm of chrome and 25–50 nm of gold, and the chip
is placed in acetone overnight at room temperature for
lift-off (Figure 1(b)).
Once the graphene has been successfully contacted with
Cr/Au electrodes, we create an etch mask to define the
nanoribbons. A negative tone e-beam resist, hydrogen
silsesquioxane (HSQ) (2% in MIBK) is spun on to the chip
(at 4000 rpm, for a typical film thickness of 14 nm). We
use HSQ as the resist for this step because a negative resist
is ideal for creating a small etch mask, and because with
HSQ we can obtain small feature sizes. The etch mask is
written at a relatively high e-beam dose (1300 μC/cm2
for the ribbons in our 30 keV system, with lower doses
for larger features) and developed in a solution of 0.26N
tetramethylammonium hydroxide (TMAH) in water for 1
minute (Figure 1(c)).
After defining the etchmask, the graphene is ready to be
etched. The device is exposed to oxygen plasma in a Tech-
nics reactive ion etcher (RIE) with 200 mTorr O2 at 50 W
for 5–10 seconds. These conditions etch graphene at a rate
of about one layer per second, so that unprotected sin-
gle layer and few-layer graphene are etched away cleanly
(Figure 1(d)). The finished device (Figure 2) is then ready
to be wirebonded and measured.
The devices measured in this experiment are back-
gated and dual-gated etched graphene devices. Graphene
devices often fail or change drastically and irreversibly
when the current density per unit width exceeds a thresh-
old of ∼ 2 mA/μm. We operate the device at currents
below this threshold. Current-voltage characteristics at
varying gate voltages were measured for 17 ribbon devices
with a range of widths and lengths, and three “wide”
devices with W = 200 nm, in order to compare to the
behavior of non-ribbon devices.
3 Saturating behavior fits a velocity saturation
model
Figure 3 shows a plot of current vs source-drain bias for
varying gate voltages in a back-gated device. We focus
here on the curves taken at densities far from the charge
neutrality point, such as the curve singled out in Figure 4.
Here we see that at low bias the slope of the curve is con-
stant, and at high bias the curve turns down, approaching
a linear behavior with a reduced slope.







Figure 1 Process flow for graphene nanoribbon fabrication. Optical microscope image (top row), cartoon top view (middle row), and cartoon
side view (bottom row), for each of four major processing steps. (a) Graphene deposition on Si/SiO2 substrate. (b) E-beam lithography fabrication
of metal electrodes. (c) Patterning of negative e-beam resist etch mask. (d) Removal of unprotected graphene by oxygen plasma etching. Scale bar
in optical image is 20 μm, all four optical images have the same scale.
To describe this saturating decrease in conductivity, we
propose a model based on an electric field-dependent







Figure 2 Atomic forcemicroscope (AFM) image of the device in
Figure 1. The ribbons in this image correspond to the lower six
ribbons in the optical image in Figure 1(d). Scale bar is 4 μm.
whereμ0 is the low field mobility and vsat is a phenomeno-
logically introduced saturation velocity. The total current
through the device is given by
I = jW = −nevdW (2)
We assume that the capacitance to the back gate domi-




V (x) − (Vg − VCNP)
) = Cg(V − V0) (3)
where V = V (x) is the potential at position x along the
channel, and we have defined V0 ≡ Vg − VCNP. Using the
relation E = dV/dx, we have






Rearranging terms and integrating gives the current
I = WCg(V0 − Vb/2) μ0Vb/L1 + μ0Vb/vsatL (5)
In its limiting forms, Equation 5 for the current qual-
itatively gives the behavior seen in Figure 4. At low Vb,
current is linear in Vb with a conductivity WCgV0μ0/L,
determined by the low field mobility, as expected. At high
Vb, current is again linear in Vb, but now with a con-
ductivity of WCgvsat/2 and an offset determined by the
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Figure 3 High bias transport data from a ribbonwith W=70 nm and L=500 nmmeasured at room temperature in vacuum. (a) Current vs.
source drain bias at varying gate voltages Vg , as shown in the legend. (b) Conductance vs. gate voltage for the same device at a source drain bias of
Vsd =200 meV.
gate voltage. At low fields, the variation in carrier den-
sity is small and the linear I–V results from the linear
form of vd(E) ≈ μ0E in this regime. At high fields, vd
approaches a constant value vsat, and the linear depen-
dence of the carrier concentration on Vb is responsible for
an I–V characteristic approaching linear behavior. Note
this is in contrast to the case of carbon nanotubes, where
there are a set number of conducting channels, so that the
current saturates with the drift velocity.
The expression in Equation 5 for I = I(Vb) was fit to
the I–V characteristics in Figure 3; the result is shown
in Figure 5. For ribbon devices, the geometry is not well
approximated by a parallel plate capacitor, so the gate
capacitance was calculated numerically.For the device in
Figure 5, the capacitance was calculated to be 47.5 nF/cm2









Figure 4 Current-voltage characteristic for the curve with
Vg − VCNP = -30V shown in Figure 3(a). The distinct slopes at low
and high Vsd resulting from the saturation behavior are highlighted
with green and red dashed lines, respectively.
method. The model fits well for curves taken at densi-
ties far at high carrier densities, and begins to break down
for curves measured near the charge neutrality point, as
seen in Figure 5 for Vg = −10 V. This fit has two free
parameters, vsat and μ0. For this dataset, this model gives
μ0 values between 400 and 600 cm2/Vs, compared to the
value of 700 cm2/Vs from low bias sweeps of G–Vg .
The values of vsat obtained from this fit are plotted
againstVg in Figure 6(a). In Figure 6(b), we plot vsat against
the inverse of the Fermi energy
EF = vF
√
πCg(Vg − VCNP) (6)
Converting Vg to EF involves the value of VCNP,
which commonly drifts throughout measurement due to
















Figure 5 Fit of the current model in Equation 5 to the data in
Figure 3. The legend gives the gate voltage for each sweep, dashed
lines are fits to each sweep.
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Figure 6 Saturation velocity values extracted from the fits in Figure 5. (a) Saturation velocity vsat as a function of the gate voltage Vg . (b) vsat vs
the inverse of the Fermi energy EF . Black circles and red triangles correspond to a conversion of Vg to EF using VCNP = −15 V and VCNP = −8 V,
respectively. Dashed line is a linear fit to this data.
charges. Here the black circles correspond to conver-
sion of Vg to EF using VCNP = −15 V, the same value
used in Equation 5 for the original fit. Red trian-
gles represent a conversion to EF using VCNP = −8 V
so that the a linear fit of vsat vs. E−1F intersects the
origin.
In order to understand the inverse relationship between
vsat and EF , we seek a physical understanding of the elec-
tric field dependent carrier velocity, or drift velocity, in
Equation 1. This expression corresponds to scattering by
optical phonons, which would produce an electric field
dependent mean free path. By Matthiessen’s rule, mean






where l is the total mean free path and lsc is the mean
free path for elastic impurity scattering and quasi-elastic
acoustic scattering, and lop is the mean free path for opti-
cal phonon emission. If electrons are immediately scat-
tered upon reaching the optical phonon energy, so that
lop = eE (8)
where E is the electric field and  is the relevant optical






This form of the mobility results in the expression for
the drift velocity vd = μE given in Equation 1. For elec-
trons and holes in graphene, which have a constant carrier
velocity of vF , drift velocity can be understood as the
time averaged velocity of carriers when scattering is taken
into account.
From the above calculation we see that our phenomeno-
logical velocity saturation model can be understood in
terms of a picture where electrons scatter by optical
phonon emission upon reaching the phonon energy 
under the influence of the applied electric field. With this
in mind, we derive an expression for current density using
a different approach, in order to gain insight into our mea-





where Dk = 2/(2π)2 is the density of electronic states in
k-space, v(k) = vF is the electron velocity, and g(k) is the
distribution function. In the relaxation time approxima-
tion, we have






where g0(k) is the equilibrium distribution function, τ is
the relaxation time, and f is the Fermi-Dirac distribution
function. For a device with its length in the x direction, we
seek j = jxˆ, so we consider only E = Exˆ, and
E · v(k) = EvF cos θ (12)
where θ is the angle between dk and E. We assume that
electrons are immediately scattered upon reaching the
energy threshold for phonon emission, giving
τ = eEvF (13)


































Using this expression with vF = 108 cm/s [2,3], we
obtain a value of  = 62.0 meV from the linear fit
(dashed line) in Figure 6(b). This is well below the value
of the longitudinal zone-boundary phonon for graphene,
which has  = 200 meV [28]. We suggest that our mea-
sured phonon energy corresponds to the SiO2 surface
phonon energy  = 55 meV [29-31], although we note
that values measured in other ribbon devices of different
geometries vary widely (from ≈ 22 meV to ≈ 120 meV),
possibly due to discrepancies in determining the relevant
device geometry, the corresponding capacitance, and the
position of the charge neutrality point.
4 Top-gated graphene devices show an enhanced
current saturation effect
In dual-gated devices, we observe a velocity saturation
behavior similar to that the back-gated device behavior
described above. However, we also see an enhanced cur-
rent saturation at certain gate voltage combinations, as
first reported in Reference [32]. Figure 7 shows current-
voltage characteristics and corresponding conductance-
gate voltage sweeps for a dual-gated device withW = 35
nm and L = 2 μm. At combinations of Vbg and Vtg near
the charge neutrality point, we see a “kink” in the I–V
curve, where the current first begins to flatten out, then
turns upwards again. Figure 8 highlights this behavior in
one I–V curve from the same device. This effect is specific
to top-gated devices, where the strong capacitive coupling
allows the bias voltage to dominate the carrier density in
the channel.
The “kink” effect in graphene is similar to pinch-off in
traditional MOSFETs, where a strong bias voltage pulls
the quasi-Fermi level at one end of the channel into the
charge-depleted bandgap. In graphene, where there is no
bandgap, this results in a transition within the channel
from one carrier type (electrons or holes) to the other. In a
device that is n-type, as in Figure 8(c)(I), a positive source-
drain voltage (applied to the source) depletes the electron
density in the channel near the source (II). At sufficiently
strong positive bias voltage, the bias voltage begins to pull
holes into the channel, so a region of the channel is at
charge neutrality and contributes a large resistance (III).
As bias is further increased, hole density at the source also
increases, so conductivity increases again (IV). In Refer-
ence [32] we showed that wide plateaus in current could
be achieved when this “kink” effect is made to coincide
with velocity saturation.
5 Heating effects can overcome transport gap at
high bias
The results discussed above come from graphene nanorib-
bons measured at high bias, but the key features of the
data, saturation velocity at strong electric fields and the
“kink” effect in the current for top-gated devices, are
also seen in wide graphene devices [32]. This leads to
the question, how are nanoribbons different from wide,
non-ribbon devices when operated at high bias? Here we
present the preliminary results of a comparison between
dual-gated ribbons and wide devices and so far find no
































Figure 7 Current-voltage characteristics for a dual-gated device with W=35 nm and L=2µmmeasured at room temperature in vacuum.
(a) I–Vsd at constant Vbg = -40 V and varying Vtg . Select curves are shown in color and have Vtg values as noted in the legend, the black curves fall
between these curves at 0.5 V increments. (b) G-Vtg at varying Vbg values, as noted on each curve, measured with Vsd = 1 meV. Colored dots
correspond to the gate voltage positions where the colored curves in Figure 7 (a) were measured.
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Figure 8 Kink and current saturation. (a) An I–Vsd curve for the device in Figure 7, highlighting the current saturation “kink” behavior. (b) G-Vtg for
the same device; the red “x” highlights the low bias (Vsd = 1 meV) conditions corresponding to the curve in (a). (c) Cartoon schematic of the Fermi
level in the channel for each condition (I–IV) marked in (a). Dirac cones with different Fermi levels along the length of the channel result from carrier
density variation along the channel under the influence of a strong Vsd .
major differences in their performance. This result is only
preliminary because the widths of the GNRs in this exper-
iment are not well specified within the range of W ≈
20–60 nm. The widths of nanoribbons lying underneath
the dielectric and metal layers cannot be accurately mea-
sured in this device geometry. Estimates of the width can
be made based on the expected width dependence of the
low-temperature transport characteristics 	m and 	Vb
from the analysis in earlier work [20]. From these com-
parisons, it is estimated that the ribbons used in this
experiment have W ≈ 50 nm. Ribbons of this width are
narrow enough to behave distinctly from “wide” (W 
100 nm) devices at low temperatures and low bias, but
as we shall see below, they may not be narrow enough
show a difference in transport characteristics at high bias.
Ribbons as narrow as W ≈ 15–20 nm are achievable by
our fabrication methods, so measurements of narrower
devices with larger transport gaps may still reveal distinct
device behavior.
In comparing gapped graphene nanoribbons to wide
graphene with no gap, there are several differences wemay
expect to see. First, since graphene nanoribbons have a
strongly suppressed current at energies inside the gap, we
may see an increased transconductance. Also, we could
see larger and more fully saturated current in the “kink”
region, as the presence of a gap causes the “kink” to
more closely resemble pinch-off in a traditional MOS-
FET. We may also see the effects of edge roughness. In
narrow ribbons where edge roughness constitutes a signif-
icant portion of the total ribbon width, this could lead to
a decrease in maximum current carrying capabilities, or
cause the devices to degrade more quickly.
Figure 9 shows I–V characteristics for graphene devices
taken at two different temperatures, 77 K and 300 K. The
I–V curves do not change significantly between the two
temperatures. Since we expect to see thermal effects in the
conductivity even away from the charge neutrality point,
this suggests that the effective temperature in the device is
























Figure 9 Top gated transfer characteristic for nanoribbons. I–Vsd characteristics at constant Vbg = 0 with Vtg varying from 0 to -8 V, measured at
T=77 K and T=300 K for (a) a ribbon device (W ≈ 50 nm) and (b) a wide graphene device (W = 200 nm). Both devices have L = 500 nm.
similar at both 77 K and 300 K, in other words, other heat-
ing in the system dominates over the ambient temperature
up to 300 K.
As a straightforward method to directly compare rib-
bon devices with wide devices, we compare the scaled
current density per width j = I/W for two devices, a rib-
bon device with width W ≈ 50 nm and a wide device
withW = 200 nm, both with length L = 500 nm, shown
in Figure 10. Here we can see that in the ribbon device,
there is no difference in the size or shape of the kink
behavior (Figure 10(b)), and only a minor difference in
transconductance. From this data we see that a ∼ 50 nm
wide graphene nanoribbon shows no major differences in
behavior from a wide device when operated at high bias.
To understand the similarity in behavior between 50 nm
and 200 nm wide devices, we compare the gap size of the
ribbon device with the relevant thermal effects in the sys-
tem; if the available thermal energy in the system is larger
than the gap, the effect of the gap will be washed out by
thermally activated charge carriers. In earlier work [20],
we found that there are three different ways to measure
the size of the gap: 	m, from the gate voltage, 	Vb, from
the bias voltage, and Ea, from the activation energy for
nearest neighbor hopping. Here we are concerned with
current flow at high bias, so 	Vb is the most relevant of
these scales for distinguishing the on and off states of the
device, though Ea will determine the leakage current in
the off state. For the 500 nm long devices studied here,
these values are similar. Since 	Vb has a strong length
dependence, if we wish to increase 	Vb we can increase
the device length L, with the trade-off of an increased the
resistance and therefore a decreased current.
We consider two heating effects in this experiment.
First, we compare the size of the gap with the thermal
energy at room temperature, kBT ≈ 26 meV. Figure 11




























Figure 10 Current density versus bias voltage at fixed gates. (a) Current density j = I/W at high Vsd at constant Vbg and varying Vtg for the two
devices in Figure 9. (b) Same data as in (a), enlarged to show behavior near in the region of the “kink”.
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Figure 11 Bias gap and activation energy versus GNR width. (a)Measures of bias gap vs width from the data in reference [20]. (b) The
activation erengy estimated from Arrhenius relation. The room temperature thermal energy 26 meV is highlighted with the horizontal dashed lines.
temperature thermal energy. We see that 	Vb can be eas-
ily made greater than 26 meV by decreasing the ribbon
width to below 30 nm or increasing ribbon length. How-
ever, only the narrowest ribbons shown here have a large
enough Ea; narrower ribbons would be needed to ensure
a low thermally activated leakage current.
If heating effects raise the device temperature above
room temperature, then heating effects will be more rel-
evant than ambient temperature effects. Several recent
works [33-35] address the topic of heating in graphene at
high bias. From the ribbon device data in Figure 9(a), we
can expect to see dissipated electrical power P = IV of
up to ≈ 350 kW/cm2, though power dissipation may be
lower in the optimal operating regime for device applica-
tions. From the results in Reference [35] for temperature
vs. power per area, this power dissipation corresponds to
a temperature of 1350 K, or a thermal energy of 116 meV.
From this it is clear that the thermal energy from heating
greatly exceeds that from the ambient temperature, but
this result was from a back-gated device. In a dual-gated
device geometry, the top-gate dielectric and electrodemay
act as a heat sink and decrease the effect of heating.
In Figure 12, we model the heat sinking effects of a gate
dielectric and top gate on a hot ribbon. This was done
in the COMSOL Multiphysics finite element modeling
package by assigning a heat flux to the ribbon such
that maximum temperature in a back-gated device
is ∼ 1100 K, shown in Figure 12(a). The graphene ribbon
and graphene leads were assigned a thermal conductivity
of 5000 K [36] and a thickness of 3.4; heat dissipation was
also allowed through the 285 nm SiO2 layer to the Si sub-
strate below. In Figure 12(b), a 30 nm SiO2 gate dielectric
and a 30 nm gold top gate are added to the same model,
again allowing heat dissipation into the gate dielectric and
the top gate. Here, SiO2 was used in place of HSQ because
they are expected to have similar material properties. In
this model, the maximum temperature is decreased to
825 K. If the top gate thickness is increased to 100 nm
to allow for more heat sinking, the temperature decreases
only slightly more, to 812 K.
The gate dielectric actually used in the experiment con-
sists ofHSQ/HfO2 with thicknesses of 15/15 nm. Hafnium
dioxide has a much higher thermal conductivity than sil-
icon dioxide (23W/m · K for HfO2 versus 1.4 W/m · K
for SiO2). When the model is changed to include the
proper layer thicknesses of each dielectric, the maximum
nanoribbon temperature decreases to 680 K, which corre-








Figure 12 Thermal modeling of GNRs at high bias. Thermal modeling of (a) back-gated and (b) dual-gated graphene nanoribbon devices. Top
row is a full 3D view of each device (on a 3 μm by 4 μm rectangle), bottom row is a cross-sectional slice taken midway across the ribbon (showing
the oxide thickness of 285 nm), colorbar is the same for all plots.
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expect to see in the actual device measured in Figures 9
and 10. From Figure 11 it is clear that Ea and	Vb are both
far below this energy, so thermally activated carriers eas-
ily wash away any gap-related effects we might have seen
in the transport at high bias.
Heat sinking could be greatly improved by removing
the HSQ, such as by an hydrofluoric acid etch, and depo-
siting ≈ 15 nm of hafnia only as the dielectric. In
this geometry, the dielectric would be thinner and more
thermally conductive, allowing for more efficient heat
dissipation to the metal top gate. For the same heat-
ing conditions, this device construction would result in a
maximum nanoribbon temperature of 460 K. The corre-
sponding energy, 40 meV, is a gap size easily achievable
by our nanoribbon fabrication methods. We note that
from the results in our earlier work [20], the addition
of a top gate tends to decrease Ea, but as the top-gated
geometry provides very good heat sinking, and top gates
will ultimately be needed for optimized device design, we
see this as the best route for development of a graphene
nanoribbon device that retains its gapped behavior at high
bias.
6 Conclusions
In this review we have described a saturating I–V charac-
teristic in graphene devices operated at high source-drain
bias, and described the behavior using a model where sur-
face phonon emission results in a carrier velocity that sat-
urates to a Fermi energy dependent value at high applied
electric field. We showed that for top-gated graphene
devices have an enhanced current saturation effect at cer-
tain gate voltage combinations. This effect results from
the introduction of the charge neutrality point into the
channel, and is similar to pinch-off in MOSFET devices.
We observe that heating effects in graphene at high bias
are significant, and very narrow ribbons with a strongly
heat sinking device design are required to produce a
device where confinement-induced gap effects dominate
over the effects of heating.
Competing interests
The authors declare that they have no competing interests.
Authors’ contributions
Both authors read and approved the final manuscript.
Author details
1Department of Applied Physics and Applied Mathematics, Columbia
University, New York, NY 10027, USA. 2Department of Physics, Columbia
University, New York, NY 10027, USA.
Received: 5 November 2013 Accepted: 7 November 2013
Published: 20 February 2014
References
1. KS Novoselov, AK Geim, SV Morozov, D Jiang, Y Zhang, SV Dubonos,
IV Grigorieva, AA Firsov, Electric field effect in atomically thin carbon films.
Science. 306(5696), 666–669 (2004)
2. KS Novoselov, AK Geim, SV Morozov, D Jiang, MI Katsnelson, IV Grigorieva,
SV Dubonos, AA Firsov, Two-dimensional gas of massless dirac fermions
in graphene. Nature. 438, 197 (2005)
3. Y Zhang, Y-W Tan, HL Stormer, P Kim, Experimental observation of the
quantum hall effect and berry’s phase in graphene. Nature. 438, 201
(2005)
4. MS Dresselhaus, G Dresselhaus, R Saito, Physics of carbon nanotubes.
Carbon. 33(7), 883–891 (1995)
5. K Nakada, M Fujita, G Dresselhaus, MS Dresselhaus, Edge state in
graphene ribbons: Nanometer size effect and edge shape dependence.
Phys. Rev. B. 54, 17954–17961 (1996)
6. K Wakabayashi, M Fujita, H Ajiki, M Sigrist, Electronic and magnetic
properties of nanographite ribbons. Phys. Rev. 59, 8271–8282 (1999)
7. Y Son, ML Cohen, SG Louie, Energy gaps in graphene nanoribbons. Phys.
Rev. Lett. 97(21), 216803 (2006)
8. MY Han, B Özyilmaz, Y Zhang, P Kim, Energy band-gap engineering of
graphene nanoribbons. Phys. Rev. Lett. 98(20), 206805 (2007)
9. Z Chen, Y-M Lin, MJ Rooks, P Avouris, Graphene nano-ribbon electronics.
Physica. E. 40(2), 228–232 (2007)
10. X Li, X Wang, L Zhang, S Lee, H Dai, Chemically derived, ultrasmooth
graphene nanoribbon semiconductors. Science. 319(5867), 1229–1232
(2008)
11. M Ezawa, Peculiar width dependence of the electronic properties of
carbon nanoribbons. Phys. Rev. 73, 045432 (2006)
12. L Brey, HA Fertig, Electronic states of graphene nanoribbons studied with
the dirac equation. Phys. Rev. B. 73(23), 235411 (2006)
13. V Barone, O Hod, GE Scuseria, Electronic structure and stability of
semiconducting graphene nanoribbons. Nano Lett. 6(12), 2748–2754
(2006)
14. LA Ponomarenko, F Schedin, MI Katsnelson, R Yang, EW Hill, KS
Novoselov, AK Geim, Chaotic dirac billiard in graphene quantum dots.
Science. 320(5874), 356–358 (2008)
15. C Stampfer, J Güttinger, S Hellmüller, F Molitor, K Ensslin, T Ihn, Energy
gaps in etched graphene nanoribbons. Phys. Rev. Lett. 102(5), 056403
(2009)
16. F Molitor, A Jacobsen, C Stampfer, J Güttinger, T Ihn, K Ensslin, Transport
gap in side-gated graphene constrictions. Phys. Rev. B. 79(7), 075462
(2009)
17. K Todd, H Chou, S Amasha, D Goldhaber-Gordon, Quantum dot behavior
in graphene nanoconstrictions. Nano Lett. 9(1), 416–421 (2009)
18. X Liu, JB Oostinga, AF Morpurgo, LMK Vandersypen, Electrostatic
confinement of electrons in graphene nanoribbons. Phys. Rev. B. 80,
121407 (2009)
19. KTP Gallagher, D Goldhaber-Gordon, Disorder-induced gap bahavior in
graphene nanoribbons. Phys. Rev. B. 95(81), 115409 (2010)
20. MY Han, JC Brant, P Kim, Electron transport in disordered graphene
nanoribbons. Phys. Rev. Lett. 104, 056801 (2010)
21. F Sols, F Guinea, AHC Neto, Coulomb blockade in graphene nanoribbons.
Phys. Rev. Lett. 99(16), 166803 (2007)
22. D Gunlycke, DA Areshkin, CT White, Semiconducting graphene
nanostrips with edge disorder. Appl. Phys. Lett. 90(14), 142104 (2007)
23. M Evaldsson, IV Zozoulenko, H Xu, T Heinzel, Edge-disorder-induced
anderson localization and conduction gap in graphene nanoribbons.
Phys. Rev. B. 78(16), 161407 (2008)
24. D Querlioz, Y Apertet, A Valentin, K Huet, A Bournel, SG Retailleau, P
Dollfus, Suppression of the orientation effects on bandgap in graphene
nanoribbons in the presence of edge disorder. Appl. Phys. Lett. 92(4),
042108 (2008)
25. S Adam, S Cho, MS Fuhrer, SD Sarma, Density inhomogeneity driven
percolation metal-insulator transition and dimensional crossover in
graphene nanoribbons. Phys. Rev. Lett. 101(4), 046404 (2008)
26. Z Yao, CL Kane, C Dekker, High-field electrical transport in single-wall
carbon nanotubes. Phys. Rev. Lett. 84, 2941–2944 (2000)
27. Y-F Chen, MS Fuhrer, Electric-field-dependent charge-carrier velocity
in semiconducting carbon nanotubes. Phys. Rev. Lett. 95, 236803
(2005)
28. AC Ferrari, JC Meyer, V Scardaci, C Casiraghi, M Lazzeri, F Mauri, S Piscanec,
D Jiang, KS Novoselov, S Roth, AK Geim, Raman spectrum of graphene
and graphene layers. Phys. Rev. Lett. 97, 187401 (2006)
29. S Fratini, F Guinea, Substrate-limited electron dynamics in graphene.
Phys. Rev. B. 77, 195415 (2008)
Han and Kim Nano Convergence 2014, 1:1 Page 11 of 11
http://www.nanoconvergencejournal.com/content/1/1/1
30. MV Fischetti, DA Neumayer, EA Cartier, Effective electron mobility in si
inversion layers in metal–oxide–semiconductor systems with a
high-kappa insulator: The role of remote phonon scattering. J. Appl. Phys.
90(9), 4587–4608 (2001)
31. J-H Chen, C Jang, S Xiao, M Ishigami, MS Fuhrer, Intrinsic and extrinsic
performance limits of graphene devices on SiO2 . Nat. Nanotechnol. 3,
206–209 (2008)
32. I Meric, MY Han, AF Young, B Özyilmaz, P Kim, KL Shepard, Current
saturation in zero-bandgap, top-gated graphene field-effect transistors.
Nat. Nanotechnol. 3, 654 (2008)
33. M Freitag, M Steiner, Y Martin, V Perebeinos, Z Chen, JC Tsang, P Avouris,
Energy dissipation in graphene field-effect transistors. Nano Lett. 5,
1883–1888 (2009)
34. D-H Chae, B Krauss, K von Klitzing, JH Smet, Hot phonons in an electrically
biased graphene constriction. Nano Lett. 2, 466 (2010)
35. S Berciaud, MY Han, KF Mak, LE Brus, P Kim, TF Heinz, Electron and optical
phonon temperatures in electrically biased graphene. Phys. Rev. Lett.
104, 227401 (2010)
36. AA Balandin, S Ghosh, W Bao, I Calizo, D Teweldebrhan, F Miao, CN Lau,
Superior thermal conductivity of single-layer graphene. Nano Lett. 8, 902
(2008)
doi:10.1186/s40580-014-0001-y
Cite this article as: Han and Kim: Graphene nanoribbon devices at high
bias. Nano Convergence 2014 1:1.
Submit your manuscript to a 
journal and beneﬁ t from:
7 Convenient online submission
7 Rigorous peer review
7 Immediate publication on acceptance
7 Open access: articles freely available online
7 High visibility within the ﬁ eld
7 Retaining the copyright to your article
    Submit your next manuscript at 7 springeropen.com
